



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/675,817	09/28/2000	Thomas Tomazin	10559-284001 / P9291- ADI	9781
20985	7590	10/08/2003	EXAMINER	
FISH & RICHARDSON, PC 4350 LA JOLLA VILLAGE DRIVE SUITE 500 SAN DIEGO, CA 92122			HARKNESS, CHARLES A	
		ART UNIT	PAPER NUMBER	
		2183		
DATE MAILED: 10/08/2003				

9

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)
	09/675,817	TOMAZIN ET AL.
	Examiner Charles A Harkness	Art Unit 2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on 28 September 2000.

2a) This action is FINAL. 2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 1-24 is/are pending in the application.

4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5) Claim(s) _____ is/are allowed.

6) Claim(s) 1-24 is/are rejected.

7) Claim(s) _____ is/are objected to.

8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on 28 September 2000 is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

11) The proposed drawing correction filed on _____ is: a) approved b) disapproved by the Examiner.
If approved, corrected drawings are required in reply to this Office action.

12) The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a) All b) Some * c) None of:

1. Certified copies of the priority documents have been received.
2. Certified copies of the priority documents have been received in Application No. _____.
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).

a) The translation of the foreign language provisional application has been received.

15) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s). _____
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)
3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449) Paper No(s) Z	6) <input type="checkbox"/> Other: _____

DETAILED ACTION

Papers Submitted

1. It is hereby acknowledged that the following papers have been received and placed of record in the file: Revised Declaration as received on 03/12/01; Extension of Time as received on 03/12/01; Preliminary Amendment as received on 05/15/01; Information Disclosure Statement as received on 07/02/02; and Change of Address as received on 12/16/02.

Specification

2. The applicant or their representatives are urged to review the specification and submit corrections for all mistakes of a grammatical, clerical, or typographical nature.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1-6, 8-13, 15-19, and 21-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Zuraski, Jr. et al., U.S. Patent Number 6,260,134 (herein referred to as Zuraski) in view of Nishii et al, U.S. Patent Number 5,918,045 (herein referred to as Nishii) in further view of Narayan et al, U.S. Patent Number 5,822,559 (herein referred to as Narayan).

4. Referring to claims 1, 9-10, 13, 16, and 21 Zuraski has taught a method of aligning instructions in a processor comprising:

decoding the size of the first instruction (Zuraski abstract figure 4 reference numbers 306,308,310, column 12 line 63-column 13 line 17);

determining the beginning of a second instruction based on the size of the first instruction (Zuraski column 13 lines 18-22 figure 4 reference number 312);

decoding the size of the second instruction (Zuraski abstract figure 4 reference numbers 306,308,310, column 12 line 63-column 13 line 17; the same process would be repeated for other instructions).

5. Zuraski has not taught receiving data containing instructions in a plurality of buffers; and determining whether processing the second instruction will deplete one of a plurality of buffers and instructing the one of the plurality of buffers to receive additional data if processing the second instruction depletes the one of the plurality of buffers.

6. Nishii has taught determining whether processing the second instruction will deplete a buffer and instructing the buffer to receive additional data if processing the second instruction depletes the buffer (Nishii column 8 lines 38-60; since Nishii always keeps the prefetch buffer from being empty by comparing the two pointers and determining when the buffer needs to have more instructions fetched from memory, the system then knows when the next instruction, or number of instructions, will deplete the buffer). It would have been obvious to one of ordinary skill in the art at the time of the invention to determine when processing an instruction will deplete the instruction buffer and then to fetch more instructions. Prefetching increases the speed of execution by keeping the execution units busy and not stalled or waiting on instructions from memory, which operates at a slower pace (column 1 lines 5-10). Therefore, by fetching instruction ahead of time, before they are needed, the execution units, or pipeline, will not stall,

thus decreasing the amount of time needed for execution. Therefore it would have been obvious to one of ordinary skill in the art at the time of the invention to use prefetching to decrease the amount of time needed for execution.

7. The combination of Zuraski and Nishii has not taught using a plurality of buffers, and receiving data containing instructions in a plurality of buffers.
8. Narayan has taught receiving data containing instructions in a plurality of buffers (Narayan figure 3 reference numbers 254A-C, figure 5, column 1 lines 19-29, column 9 line 61-column 10 line 9). It would have been obvious to one of ordinary skill in the art at the time of the invention to have a parallel processing system, which would include buffers and storage in parallel. Having a plurality of buffers allows the system to execute in parallel, store the instruction in parallel, pass the instruction on to the alignment logic and to the decode in parallel (as shown in figure 5). By using parallel processing, more than one process, or task, is executed sequentially, meaning if two decoders are working in parallel, twice the instruction can be decoded at the same time. This, inherently, reduces the amount of time required for execution and speeds up the throughput of the system. Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention to use parallel processing to increase the throughput of the system.
9. Referring to claims 2, 11, 17, and 22 the combination of Zuraski, Nishii, and Narayan has taught further comprising storing the plurality of instructions in a plurality of sub buffers (Narayan figure 3, the cache 204, is broken down into 3 instruction groups 254A-C).
10. Referring to claims 3, 12, 18, and 23 the combination of Zuraski, Nishii, and Narayan has taught further comprising comparing a most significant bit of a pointer to a first of the plurality

Art Unit: 2183

of sub-buffers to a most significant bit of a pointer to a second of the plurality of sub-buffers to determine whether processing one of the plurality of instructions will deplete a buffer (Nishii column 8 lines 38-60; Nishii shows enumerating the write and read pointer of the buffers to determine whether the buffer needs to have a request sent for more instructions).

11. Referring to claims 4 and 24 the combination of Zuraski, Nishii, and Narayan has taught further comprising storing a first instruction across a plurality of storage elements prior to processing the instructions (Narayan column 15 lines 35-40).

12. Referring to claim 5 the combination of Zuraski, Nishii, and Narayan has taught further comprising adding the size of the first instruction to a current instruction position to determine the beginning of the second instruction (Zuraski column 13 lines 18-22 figure 4 reference number 312).

13. Referring to claims 6 and 19 the combination of Zuraski, Nishii, and Narayan has taught further comprising aligning ahead a number of cycles equal to a cache latency (Nishii column 8 lines 38-60). Since Nishii has filled the prefetch buffer so that it will never be empty, the fetching is done equal to a cache latency, therefore allowing the alignment to occur at a cache latency since the alignment of Zuraski occurs after the instructions are fetched from memory.

14. Referring to claims 8 and 15 the combination of Zuraski, Nishii, and Narayan has taught further comprising issuing a request to a memory to reload the plurality of buffers (Nishii column 8 lines 38-60).

15. Claims 7, 14, and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combination of Zuraski, Nishii, and Narayan in view of Davis U.S. Patent Number 6,367,003 (herein referred to as Davis).

Art Unit: 2183

16. Referring to claims 7, 14, and 20 the combination of Zuraski, Nishii, and Narayan has not taught further comprising aligning instructions in a digital signal processor. Davis has taught further comprising providing the instructions in a digital signal processor (Davis column 1 lines 21-36). It would have been obvious to one of ordinary skill in the art at the time of the invention to implement a system using a DSP (Digital Signal Processor). By using a DSP, the system is optimized for executing specific types of algorithms typically encountered in signal processing (Davis column 1 lines 23-26). Therefore, it would have been obvious to one of ordinary skill in the art at the time of the invention would have implemented the system of Favor in a DSP setting to allow for optimized execution for types of algorithms which will increase the speed of execution.

Conclusion

17. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure as follows. Applicant is reminded that in amending in response to a rejection of claims, the patentable novelty must be clearly shown in view of the state of the art disclosed by the references cited and the objections made. Applicant must also show how the amendments avoid such references and objections. See 37 CFR 1.111(c).

Thusoo et al., U.S. Patent Number 5,809,272, has taught an early instruction-length pre-decode of variable length instructions.

18. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Charles A Harkness whose telephone number is 703-305-7579. The examiner can normally be reached on 8:00 A.M. – 5:30 P.M. with every other Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on 703-305-9712. The fax phone numbers for the organization where this application or proceeding is assigned are 703-746-7239 for regular communications and 703-746-7238 for After Final communications.

Art Unit: 2183

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-7579.

Charles Allen Harkness

Examiner

Art Unit 2183

September 30, 2003

Eddie Chan
EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100